View LT1965EDD-15PBF_9103075.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

lt 1965 series 1 1965fb for more information www.linear.com/lt1965 features applications description 1.1a, low noise, low dropout linear regulator the lt ? 1965 series are low noise, low dropout linear regu- lators. the devices supply 1.1 a of output current with a 310mv typical dropout voltage. operating quiescent current is 500 a for the adjustable version, reducing to <1 a in shutdown. quiescent current is well controlled; it does not rise in dropout as with many other regulators. the lt1965 regulators have very low output noise which makes them ideal for sensitive rf and dsp supply applications. output voltage ranges from 1.20 v to 19.5 v. the lt1965 regulators are stable with output capacitors as low as 10 f . internal protection circuitry includes reverse - battery protection, current limiting with foldback, thermal limit - ing and reverse-current protection. the lt1965 series are available in fixed output voltages of 1.5 v , 1.8 v , 2.5 v, 3.3v, and as an adjustable device with a 1.20 v reference voltage. the package offerings include the 5- lead to-220, 5-lead dd-pak as well as the thermally enhanced 8- lead msop and low profile (0.75 mm ) 8- lead 3 mm 3 mm dfn. 3.3v to 2.5v regulator n output current: 1.1a n dropout voltage: 310mv n low noise: 40v rms (10hz to 100khz) n 500a quiescent current (adjustable version) n wide input voltage range: 1.8v to 20v n no protection diodes needed n controlled quiescent current in dropout n adjustable output from 1.20v to 19.5v n fixed output voltages: 1.5v, 1.8v, 2.5v, 3.3v n < 1a quiescent current in shutdown n stable with 10f output capacitor n stable with ceramic or tantalum capacitors n reverse-battery protection n no reverse current n current limit with foldback protection n thermal limiting n 5- lead to-220, dd-pak, thermally enhanced 8-lead msop and 8-lead 3mm 3mm dfn packages n logic power supplies n post regulator for switching supplies n low noise instrumentation dropout voltage typical application output current (a) 0 0 dropout voltage (mv) 100 200 300 0.2 0.4 0.6 0.8 1 400 50 150 250 350 1.2 1965 ta01b t j = 25c in shdn 10f* *ceramic or tantalum 1965 ta01 out v in > 3v to 20v sense gnd lt1965-2.5 2.5v1.1a 10f* + + l , lt , lt c , lt m , linear technology and the linear logo are registered trademarks and thinsot is a trademark of linear technology corporation. all other trademarks are the property of their respective owners. downloaded from: http:///
lt 1965 series 2 1965fb for more information www.linear.com/lt1965 absolute maximum ratings in pin voltage ......................................................... 22 v out pin voltage ...................................................... 22 v input to output differential voltage ( note 2) ......... 22 v sense pin voltage .................................................. 22 v adj pin voltage ........................................................ 9 v shdn pin voltage ................................................... 22 v (note 1) top view dd package 8-lead (3mm 3mm) plastic dfn 5 6 7 8 9 4 3 2 1 outout sense/adj* gnd inin shdn gnd t jmax = 150c, ja = 65c/w, jc = 3c/w exposed pad (pin 9) is gnd, must be soldered to pcb *pin 3 = sense for lt1965-1.5/lt1965-1.8/lt1965-2.5/lt1965-3.3 *pin 3 = adj for lt1965 12 3 4 outout sense/adj* gnd 87 6 5 9 inin shdn gnd top view ms8e package 8-lead plastic msop t jmax = 125c, ja = 60c/w, jc = 10c/w exposed pad (pin 9) is gnd, must be soldered to pcb *pin 3 = sense for lt1965-1.5/lt1965-1.8/lt1965-2.5/lt1965-3.3 *pin 3 = adj for lt1965 q package 5-lead plastic dd-pak front view sense/adj*out gnd in shdn tab isgnd 54 3 2 1 t jmax = 150c, ja = 30c/w, jc = 3c/w *pin 5 = sense for lt1965-1.5/lt1965-1.8/lt1965-2.5/lt1965-3.3 *pin 5 = adj for lt1965 t package 5-lead plastic to-220 sense/adj*out gnd in shdn front view 54 3 2 1 tab isgnd t jmax = 150c, ja = 50c/w, jc = 3c/w *pin 5 = sense for lt1965-1.5/lt1965-1.8/lt1965-2.5/lt1965-3.3 *pin 5 = adj for lt1965 output short - circuit duration .......................... indefinite operating junction temperature range ( notes 3, 5, 13) e -, i- grades ....................................... C 40 c to 125 c h- grade ............................................. C40 c to 150 c storage temperature range .................. C 65 c to 150 c lead temperature ( soldering , 10 sec ) ( only for msop , to -220, dd - pak packages ) .... 300 c lead free finish tape and reel part marking * package description temperature range lt1965edd#pbf lt1965edd#trpbf lcxw 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965idd#pbf lt1965idd#trpbf lcxw 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965edd-1.5#pbf lt1965edd-1.5#trpbf ldkw 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965idd-1.5#pbf lt1965idd-1.5#trpbf ldkw 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965edd-1.8#pbf lt1965edd-1.8#trpbf ldky 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965idd-1.8#pbf lt1965idd-1.8#trpbf ldky 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965edd-2.5#pbf lt1965edd-2.5#trpbf ldmb 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965idd-2.5#pbf lt1965idd-2.5#trpbf ldmb 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965edd-3.3#pbf lt1965edd-3.3#trpbf ldmd 8-lead (3mm 3mm) plastic dfn C40c to 125c pin configuration order information downloaded from: http:///
lt 1965 series 3 1965fb for more information www.linear.com/lt1965 order information lead free finish tape and reel part marking * package description temperature range lt1965idd-3.3#pbf lt1965idd-3.3#trpbf ldmd 8-lead (3mm 3mm) plastic dfn C40c to 125c lt1965ems8e#pbf lt1965ems8e#trpbf ltcxx 8-lead plastic msop C40c to 125c lt1965ims8e#pbf lt1965ims8e#trpbf ltcxx 8-lead plastic msop C40c to 125c lt1965ems8e-1.5#pbf lt1965ems8e-1.5#trpbf ltdkx 8-lead plastic msop C40c to 125c lt1965ims8e-1.5#pbf lt1965ims8e-1.5#trpbf ltdkx 8-lead plastic msop C40c to 125c lt1965ems8e-1.8#pbf lt1965ems8e-1.8#trpbf ltdkz 8-lead plastic msop C40c to 125c lt1965ims8e-1.8#pbf lt1965ims8e-1.8#trpbf ltdkz 8-lead plastic msop C40c to 125c lt1965ems8e-2.5#pbf lt1965ems8e-2.5#trpbf ltdmc 8-lead plastic msop C40c to 125c lt1965ims8e-2.5#pbf lt1965ims8e-2.5#trpbf ltdmc 8-lead plastic msop C40c to 125c lt1965ems8e-3.3#pbf lt1965ems8e-3.3#trpbf ltdmf 8-lead plastic msop C40c to 125c lt1965ims8e-3.3#pbf lt1965ims8e-3.3#trpbf ltdmf 8-lead plastic msop C40c to 125c lt1965eq#pbf lt1965eq#trpbf lt1965q 5-lead plastic dd-pak C40c to 125c lt1965iq#pbf lt1965iq#trpbf lt1965q 5-lead plastic dd-pak C40c to 125c lt1965hq#pbf lt1965hq#trpbf lt1965q 5-lead plastic dd-pak C40c to 150c lt1965eq-1.5#pbf lt1965eq-1.5#trpbf lt1965q-1.5 5-lead plastic dd-pak C40c to 125c lt1965iq-1.5#pbf lt1965iq-1.5#trpbf lt1965q-1.5 5-lead plastic dd-pak C40c to 125c lt1965eq-1.8#pbf lt1965eq-1.8#trpbf lt1965q-1.8 5-lead plastic dd-pak C40c to 125c lt1965iq-1.8#pbf lt1965iq-1.8#trpbf lt1965q-1.8 5-lead plastic dd-pak C40c to 125c lt1965eq-2.5#pbf lt1965eq-2.5#trpbf lt1965q-2.5 5-lead plastic dd-pak C40c to 125c lt1965iq-2.5#pbf lt1965iq-2.5#trpbf lt1965q-2.5 5-lead plastic dd-pak C40c to 125c lt1965eq-3.3#pbf lt1965eq-3.3#trpbf lt1965q-3.3 5-lead plastic dd-pak C40c to 125c lt1965iq-3.3#pbf lt1965iq-3.3#trpbf lt1965q-3.3 5-lead plastic dd-pak C40c to 125c lt1965et#pbf n/a lt1965t 5-lead plastic to-220 C40c to 125c lt1965it#pbf n/a lt1965t 5-lead plastic to-220 C40c to 125c lt1965ht#pbf n/a lt1965t 5-lead plastic to-220 C40c to 150c lt1965et-1.5#pbf n/a lt1965t-1.5 5-lead plastic to-220 C40c to 125c lt1965it-1.5#pbf n/a lt1965t-1.5 5-lead plastic to-220 C40c to 125c lt1965et-1.8#pbf n/a lt1965t-1.8 5-lead plastic to-220 C40c to 125c lt1965it-1.8#pbf n/a lt1965t-1.8 5-lead plastic to-220 C40c to 125c lt1965et-2.5# pbf n/a lt1965t-2.5 5-lead plastic to-220 C40c to 125c lt1965it-2.5#pbf n/a lt1965t-2.5 5-lead plastic to-220 C40c to 125c lt1965et-3.3#pbf n/a lt1965t-3.3 5-lead plastic to-220 C40c to 125c lt1965it-3.3#pbf n/a lt1965t-3.3 5-lead plastic to-220 C40c to 125c consult lt c marketing for parts specified with wider operating temperature ranges. * temperature grades are identified by a label on the shipping container . consult lt c marketing for information on nonstandard lead based finish parts. for more information on lead free part marking, go to: http://www.linear.com/leadfree/ for more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/ downloaded from: http:///
lt 1965 series 4 1965fb for more information www.linear.com/lt1965 electrical characteristics parameter conditions min typ max units minimum input voltage (notes 4, 12) i load = 0.5a i load = 1.1a (t j < 125c) i load = 1a (h-grade, t j > 125c) l 1.65 1.8 2.3 2.3 v v v regulated output voltage (note 5) lt1965-1.5, v in = 2.1v, i load = 1ma lt1965-1.5, 2.5 < v in < 20v, 1ma < i load < 1.1a l 1.477 1.455 1.5 1.5 1.523 1.545 v v lt1965-1.8, v in = 2.3v, i load = 1ma lt1965-1.8, 2.8 < v in < 20v, 1ma < i load < 1.1a l 1.773 1.746 1.8 1.8 1.827 1.854 v v lt1965-2.5, v in = 3v, i load = 1ma lt1965-2.5, 3.5 < v in < 20v, 1ma < i load < 1.1a l 2.462 2.425 2.5 2.5 2.538 2.575 v v lt1965-3.3, v in = 3.8v, i load = 1ma lt1965-3.3, 4.3 < v in < 20v, 1ma < i load < 1.1a l 3.25 3.201 3.3 3.3 3.35 3.399 v v adj pin voltage (notes 4, 5) v in = 2.1v, i load = 1ma 2.3v < v in < 20v, 1ma < i load < 1.1a (t j < 125c) 2.3v < v in < 20v, 1ma < i load < 1a (h-grade, t j > 125c) l 1.182 1.164 1.158 1.2 1.2 1.218 1.236 1.236 v v v line regulation lt1965-1.5, ?v in = 2.1v to 20v, i load = 1ma lt1965-1.8, ?v in = 2.3v to 20v, i load = 1ma lt1965-2.5, ?v in = 3v to 20v, i load = 1ma lt1965-3.3, ?v in = 3.8v to 20v, i load = 1ma lt1965, ?v in = 2.1v to 20v, i load = 1ma (e-, i-grades) (note 4) lt1965, ?v in = 2.1v to 20v, i load = 1ma (h-grade) (note 4) l l l l l l 3.5 4 4.5 5.5 3 3 9 10 11.5 16 8 12 mv mv mv mv mv mv load regulation lt1965-1.5, v in = 2.5v, ?i load = 1ma to 1.1a lt1965-1.5, v in = 2.5v, ?i load = 1ma to 1.1a l 5.25 10 20 mv mv lt1965-1.8, v in = 2.8v, ?i load = 1ma to 1.1a lt1965-1.8, v in = 2.8v, ?i load = 1ma to 1.1a l 6.25 12 24 mv mv lt1965-2.5, v in = 3.5v, ?i load = 1ma to 1.1a lt1965-2.5, v in = 3.5v, ?i load = 1ma to 1.1a l 8.75 16.5 33 mv mv lt1965-3.3, v in = 4.3v, ?i load = 1ma to 1.1a lt1965-3.3, v in = 4.3v, ?i load = 1ma to 1.1a l 11.5 22 44 mv mv lt1965, v in = 2.3v, ?i load = 1ma to 1.1a (note 4) lt1965, v in = 2.3v, ?i load = 1ma to 1.1a (t j < 125c) lt1965, v in = 2.3v, ?i load = 1ma to 1a (h-grade, t j > 125c) l 4.25 8 16 22 mv mv mv dropout voltage v in = v out(nominal) (notes 6, 7, 12) i load = 1ma i load = 1ma l 0.055 0.08 0.14 v v i load = 100ma i load = 100ma l 0.12 0.175 0.28 v v i load = 500ma i load = 500ma l 0.21 0.25 0.36 v v i load = 1.1a i load = 1.1a (t j < 125c) i load = 1a (h-grade, t j > 125c) l 0.31 0.36 0.49 0.49 v v v gnd pin current v in = v out(nominal) + 1v (notes 6, 8) i load = 0ma i load = 1ma i load = 100ma i load = 500ma i load = 1.1a (t j < 125c) i load = 1a (h-grade, t j > 125c) l l l l l 0.5 0.6 2.2 8.2 21 1.1 1.5 5.5 20 40 40 ma ma ma ma ma ma output voltage noise c out = 10f, i load = 1.1a, bw = 10hz to 100khz 40 v rms adj pin bias current (notes 4, 9) 1.3 4.5 a shutdown threshold v out = off to on v out = on to off l l 0.2 0.85 0.45 2 v v the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 3) downloaded from: http:///
lt 1965 series 5 1965fb for more information www.linear.com/lt1965 electrical characteristics note 1: stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime. note 2: absolute maximum input to output differential voltage is not achievable with all combinations of rated in pin and out pin voltages. with the in pin at 22v, the out pin may not be pulled below 0v. the total measured voltage from in to out must not exceed 22v. note 3: the lt1965 regulators are tested and specified under pulse load conditions such that t j @ t a . the lt1965e regulators are 100% tested at t a = 25c and performance is guaranteed from 0c to 125c. performance of the lt1965e over the full C40c to 125c operating junction temperature range is assured by design, characterization and correlation with statistical process controls. the lt1965i regulators are guaranteed over the full C40c to 125c operating junction temperature range. the lt1965h is tested at 150c operating junction temperature. high junction temperatures degrade operating lifetimes. operating lifetime is derated at junction temperatures greater than 125c. note 4: the lt1965 adjustable version is tested and specified for these conditions with the adj connected to the out pin. note 5: maximum junction temperature limits operating conditions. the regulated output voltage specification does not apply for all possible combinations of input voltage and output current. limit the output current range if operating at the maximum input voltage. limit the input-to-output voltage differential if operating at the maximum output current. note 6: to satisfy minimum input voltage requirements, the lt1965 adjustable version is tested and specified for these conditions with an external resistor divider (bottom 4.02k, top 4.32k) for an output voltage of 2.5v. the external resistor divider adds 300a of output dc load current. this external current is not factored into gnd pin current. note 7: dropout voltage is the minimum input-to-output voltage differential needed to maintain regulation at a specified output current. in dropout, the output voltage equals: (v in C v dropout ) note 8: gnd pin current is tested with v in = v out(nominal) + 1v and a current source load. gnd pin current increases slightly in dropout. for the fixed output versions, an internal resistor divider will typically add 100a to the gnd pin current. see gnd pin current curves in the typical performance characteristics section. note 9: adj pin bias current flows into the adj pin. note 10: shdn pin current flows into the shdn pin. note 11: reverse-output current is tested with the in pin grounded and the out pin forced to the rated output voltage. this current flows into the out pin and out of the gnd pin. note 12: for the lt1965, lt1965-1.5 and lt1965-1.8, the minimum input voltage specification limits the dropout voltage under some output voltage/load conditions. note 13: this ic includes overtemperature protection that is intended to protect the device during momentary overload conditions. junction temperature will exceed 125c (lt1965e, lt1965i) or 150c (lt1965h) when overtemperature is active. continuous operation above the specified maximum operating junction temperature may impair device reliability. parameter conditions min typ max units shdn pin current (note 10) v shdn = 0v v shdn = 20v 0.01 5.5 1 10 a a quiescent current in shutdown v in = 6v, v shdn = 0v 0.01 1 a ripple rejection v in C v out = 1.5v ( avg ), v ripple = 0.5v p-p , f ripple = 120hz, i load = 0.75a 57 75 db current limit v in = 7v, v out = 0 v in = v out ( nominal ) + 1 v , ? v out = C 0.1 v ( t j < 125 c ) ( note 6) v in = v out ( nominal ) + 1 v , ? v out = C 0.1 v , ( h- grade, t j > 125 c ) ( note 6) l 1.2 1.1 2.4 a a a input reverse-leakage current v in = C20v, v out = 0 1 ma reverse - output current ( note 11) lt1965-1.5, v out = 1.5v, v in = 0 lt1965-1.8, v out = 1.8v, v in = 0 lt1965-2.5, v out = 2.5v, v in = 0 lt1965-3.3, v out = 3.3v, v in = 0 lt1965 (note 4), v out = 1.2v, v in = 0 275 275 275 275 175 525 525 525 525 400 a a a a a the l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at t a = 25c. (note 3) downloaded from: http:///
lt 1965 series 6 1965fb for more information www.linear.com/lt1965 lt1965-2.5 output voltage lt1965-3.3 output voltage lt1965 adj pin voltage typical performance characteristics typical dropout voltage guaranteed dropout voltage dropout voltage quiescent current lt1965-1.5 output voltage lt1965-1.8 output voltage output current (a) 0 0 dropout voltage (mv) 100 200 300 0.2 0.4 0.6 0.8 1 400 500 50 150 250 350 450 1.2 1965 g01 t j = 125 c t j = 25 c output current (a) 0 0 guaranteed dropout voltage (mv) 100 200 300 0.2 0.4 0.6 0.8 1 400 500 50 150 250 350 450 1.2 1965 g02 = test points t j = 125 c t j = 25 c C50 C25 0 25 50 75 125 100 150 0 dropout voltage (mv) 100 200 300 400 500 50 150 250 350 450 1965 g03 i l = 1.1a i l = 500ma i l = 100ma i l = 1ma temperature (c) i l = 1a 0 quiescent current (ma) 0.2 0.4 0.6 0.8 1.0 0.1 0.3 0.5 0.7 0.9 1965 g04 temperature (c) C50 C25 0 25 50 75 125 100 150 v in = 6v r l = , i l = 0 v shdn = v in lt1965-1.5/-1.8/-2.5/-3.3 lt1965 v shdn = 0 1.182 adj pin voltage (v) 1.190 1.198 1.206 1.218 1.186 1.194 1.202 1.210 1.214 1965 g09 temperature (c) C50 C25 0 25 50 75 125 100 150 i l = 1ma 1.477 output voltage (v) 1.487 1.497 1.507 1.522 1.482 1.492 1.502 1.512 1.517 1965 g05 temperature (c) C50 C25 0 25 50 75 125 100 150 i l = 1ma C50 C25 0 25 50 75 125 100 150 1.773 output voltage (v) 1.785 1.797 1.809 1.827 1.779 1.791 1.803 1.815 1.821 1965 g06 temperature (c) i l = 1ma 2.460 output voltage (v) 2.484 2.500 2.516 2.540 2.4762.468 2.492 2.508 2.524 2.532 1965 g07 temperature (c) C50 C25 0 25 50 75 125 100 150 i l = 1ma 3.250 output voltage (v) 3.280 3.300 3.320 3.350 3.2703.260 3.290 3.310 3.330 3.340 1965 g08 temperature (c) C50 C25 0 25 50 75 125 100 150 i l = 1ma downloaded from: http:///
lt 1965 series 7 1965fb for more information www.linear.com/lt1965 typical performance characteristics lt1965-1.5 quiescent current lt1965-1.8 quiescent current lt1965-2.5 quiescent current lt1965-3.3 quiescent current lt1965 quiescent current lt1965-1.5 gnd pin current (light load) lt1965-1.5 gnd pin current (heavy load) lt1965-1.8 gnd pin current (light load) lt1965-1.8 gnd pin current (heavy load) 0 quiescent current (ma) 0.2 0.4 0.6 0.8 1.0 0.1 0.3 0.5 0.7 0.9 1965 g14 input voltage (v) 0 16 4 8 12 20 14 2 6 10 18 t j = 25c r l = 4.02k v shdn = v in v shdn = 0v 0 quiescent current (ma) 1 3 52 4 1965 g10 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c r l = v shdn = v in v shdn = 0v 0 quiescent current (ma) 1 3 52 4 1965 g11 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c r l = v shdn = v in v shdn = 0v 0 quiescent current (ma) 2 6 10 4 8 1965 g12 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c r l = v shdn = v in v shdn = 0v 0 quiescent current (ma) 2 6 10 4 8 1965 g13 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c r l = v shdn = v in v shdn = 0v 0 gnd pin current (ma) 5 15 2510 20 1965 g16 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c v shdn = v in *for v out = 1.5v r l = 3, i l = 500ma* r l = 15, i l = 100ma* r l = 1.363, i l = 1.1a* 0 gnd pin current (ma) 1 3 52 4 1965 g15 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c v shdn = v in *for v out = 1.5v r l = 30, i l = 50ma* r l = 150, i l = 10ma* r l = 1.5k, i l = 1ma* 0 gnd pin current (ma) 1 3 52 4 1965 g17 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c v shdn = v in *for v out = 1.8v r l = 36, i l = 50ma* r l = 180, i l = 10ma* r l = 1.8k, i l = 1ma* 0 gnd pin current (ma) 5 15 2510 20 1965 g18 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c v shdn = v in *for v out = 1.8v r l = 3.6, i l = 500ma* r l = 18, i l = 100ma* r l = 1.636, i l = 1.1a* downloaded from: http:///
lt 1965 series 8 1965fb for more information www.linear.com/lt1965 typical performance characteristics lt1965-2.5 gnd pin current (light load) lt1965-2.5 gnd pin current (heavy load) lt1965-3.3 gnd pin current (light load) lt1965-3.3 gnd pin current (heavy load) lt1965 gnd pin current (light load) lt1965 gnd pin current (heavy load) gnd pin current vs i load shdn pin threshold 0 gnd pin current (ma) 0.4 0.8 1.2 1.6 2.0 0.2 0.6 1.0 1.4 1.8 1965 g23 input voltage (v) 0 8 2 4 6 10 7 1 3 5 9 t j = 25c v shdn = v in *for v out = 1.2v r l = 24, i l = 50ma* r l = 120, i l = 10ma* r l = 1.2k, i l = 1ma* 0 gnd pin current (ma) 5 10 15 20 25 1965 g24 input voltage (v) 0 8 2 4 6 10 7 1 3 5 9 t j = 25c v shdn = v in *for v out = 1.2v r l = 1.091, i l = 1.1a* r l = 2.4, i l = 500ma* r l = 12, i l = 100ma* load current (a) 0 0 gnd pin current (ma) 5.00 10.0 15.0 0.2 0.4 0.6 0.8 1.0 20.0 25.0 2.50 7.50 12.5 17.5 22.5 1.2 1965 g25 v in = v out(nominal) + 1v 0 shdn pin threshold (v) 0.2 0.4 0.6 0.8 1.0 0.1 0.3 0.5 0.7 0.9 1965 g26 temperature (c) C50 C25 0 25 50 75 125 100 150 off to on on to off 0 gnd pin current (ma) 2 4 8 12 6 10 1965 g19 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c v shdn = v in *for v out = 2.5v r l = 250, i l = 10ma* r l = 50, i l = 50ma* r l = 2.5k, i l = 1ma* 0 gnd pin current (ma) 5 15 2510 20 1965 g20 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c v shdn = v in *for v out = 2.5v r l = 5, i l = 500ma* r l = 25, i l = 100ma* r l = 2.272, i l = 1.1a* 0 gnd pin current (ma) 2 4 8 12 6 10 1965 g21 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c v shdn = v in *for v out = 3.3v r l = 330, i l = 10ma* r l = 66, i l = 50ma* r l = 3.3k, i l = 1ma* 0 gnd pin current (ma) 5 15 2510 20 1965 g22 input voltage (v) 0 1 2 3 4 5 6 7 8 9 10 t j = 25c v shdn = v in *for v out = 3.3v r l = 6.6, i l = 500ma* r l = 33, i l = 100ma* r l = 3, i l = 1.1a* downloaded from: http:///
lt 1965 series 9 1965fb for more information www.linear.com/lt1965 typical performance characteristics shdn pin input current adj pin bias current current limit vs v in ? v out current limit vs temperature reverse-output current reverse-output current ripple rejection vs frequency shdn pin input current shdn pin voltage (v) 0 shdn pin input current (a) 2 4 61 3 5 4 8 12 16 20 2 0 6 10 14 18 1965 g27 5.0 shdn pin input current (a) 5.2 5.4 5.6 5.8 6.0 5.1 5.3 5.5 5.7 5.9 1965 g28 temperature (c) C50 C25 0 25 50 75 125 100 150 v shdn = 20v 0 adj pin bias current (a) 1.0 2.0 3.0 4.0 4.5 0.5 1.5 2.5 3.5 1965 g29 temperature (c) C50 C25 0 25 50 75 125 100 150 0 current limit (a) 0.5 1.5 2.51.0 2.0 1965 g30 input/output differential (v) 0 2 4 6 8 10 12 14 16 18 20 ? v out = 100mv t j = C50c t j = 125c t j = 150c t j = 25c 0 current limit (a) 1.0 2.0 3.0 0.5 1.5 2.5 1965 g31 temperature (c) C50 C25 0 25 50 75 125 100 150 v in = 7v v out = 0v 0 reverse output current (ma) 2 4 61 3 5 1965 g32 output voltage (v) 0 1 4 3 2 5 6 7 8 9 lt1965 lt1965-1.5 lt1965-1.8 lt1965-3.3 t j = 25c v in = 0v v out = v adj (lt1965) v out = v sense (lt1965-1.5/-1.8/-2.5/-3.3)current flows into output pin lt1965-2.5 0 reverse output current (ma) 0.1 0.50.4 0.3 0.2 0.6 1965 g33 temperature (c) lt1965 v in = 0v v out = 1.2v (lt1965) v out = 1.5v (lt1965-1.5) v out = 1.8v (lt1965-1.8) v out = 2.5v (lt1965-2.5) v out = 3.3v (lt1965-3.3) lt1965-1.5/-1.8/-2.5/-3.3 C50 C25 0 25 50 75 125 100 150 frequency (hz) 20 ripple rejection (db) 30 50 60 80 90 10 1k 10k 1m 10 100 100k 7040 0 1965 g34 i l = 0.75a c out = 10f ceramic v in = v out(nominal) + 1v + 50mv rms ripple downloaded from: http:///
lt 1965 series 10 1965fb for more information www.linear.com/lt1965 typical performance characteristics load regulation output noise spectral density rms output noise vs load current (10hz to 100khz) lt1965-1.8 10hz to 100khz output noise lt1965-3.3 transient response lt1965-2.5 shdn transient response ripple rejection vs temperature lt1965 minimum input voltage ripple rejection (db) 100 1965 g35 temperature (c) C50 C25 0 25 50 75 125 100 150 0 20 40 60 80 10 30 50 70 90 i l = 0.75a v in = v out(nominal) + 1v + 0.5 p-p ripple at f = 120hz i l = 1.1a C50 C25 0 25 50 75 125 100 150 0 minimum input voltage (v) 0.5 1.0 1.5 2.0 2.5 1965 g36 temperature (c) i l = 100ma i l = 1a i l = 500ma load regulation (mv) C30 C25 C20 C15C50 C45 C40 C35 C10 C5 0 1965 g37 temperature (c) lt1965 v in = v out(nominal) + 1v (lt1965-1.5/-1.8/-2.5/-3.3)v in = 2.3v (lt1965) ? i l = 1ma to 1.1a lt1965-3.3 C50 C25 0 25 50 75 125 100 150 lt1965-1.5 lt1965-1.8 lt1965-2.5 0.01 0.10 1.00 frequency (hz) 10 output noise spectral density (v hz) 100 1k 10k 100k 1965 g38 lt1965-3.3 lt1965 lt1965-1.5 lt1965-1.8 lt1965-2.5 c out = 10f i l = 1.1a load current (a) 20 output noise voltage (v rms ) 30 50 70 80 0.0001 0.01 0.1 10 10 0.001 1 6040 0 1965 g39 lt1965-2.5 lt1965-3.3 lt1965-1.8 lt1965 c out = 10f i l = 1.1a lt1965-1.5 400s/div v out 100v/div 1965 g40 0 0 C100 output voltage deviation (mv) load current (a) C50 0 50 100 0.5 1.0 1.5 10 20 30 40 50 60 70 80 1965 g41 time (s) v in = 4.3v c in = 10f ceramic c out = 10f ceramic v out = 3.3v time (s) 0 shdn and output voltage (v) 4.03.5 3.0 2.5 2.0 1.5 1.0 0.5 0 80 20 40 60 100 70 10 30 50 90 1965 g42 output shdn v in = 3.3v c out = 10f ceramic r l = 2.5k, i l = 1ma for v out = 2.5v downloaded from: http:///
lt 1965 series 11 1965fb for more information www.linear.com/lt1965 pin functions out ( pins 1, 2 / 1, 2 / 4 / 4): output. this pin supplies power to the load. use a minimum output capacitor of 10f to prevent oscillations. large load transient applica- tions require larger output capacitors to limit peak voltage transients. see the applications information section for more information on output capacitance and reverse - output characteristics.sense ( pin 3 / 3 / 5 / 5): sense. for fixed voltage versions of the lt1965 ( lt1965-1.5/lt1965-1.8/ lt1965-2.5/ lt1965-3.3), the sense pin is the input to the error am- plifier. optimum regulation is obtained when the sense pin is connected to the out pin of the regulator. in criti- cal applications, small voltage drops are caused by the resistance ( r p ) of pcb traces between the regulator and the load. these drops may be eliminated by connecting the sense pin to the output at the load as shown in figure 1 ( kelvin sense connection). note that the voltage drop across the external pcb traces will add to the dropout voltage of the regulator. the sense pin bias current is 100a at the nominal rated output voltage. adj ( pin 3 / 3 / 5 / 5): adjust. this pin is the input to the error amplifier. it has a typical bias current of 1.3a that flows into the pin. the adj pin voltage is 1.20 v referenced to ground.gnd ( pins 4, 5 / 4, 5 / 3 / 3): ground. for the adjustable lt1965, connect the bottom of the resistor divider, setting output voltage, directly to gnd for optimum regulation. shdn ( pin 6 / 6 / 1 / 1): shutdown. pulling the shdn pin low puts the lt1965 into a low power state and turns the output off. drive the shdn pin with either logic or an open collector/drain with a pull-up resistor. the resistor sup- plies the pull-up current to the open collector/drain logic, normally several microamperes and the shdn pin current, typically less than 5.5 a. if unused, connect the shdn pin to v in . the shdn pin cannot be driven below gnd unless it is tied to the in pin. if the shdn pin is driven below gnd while in is powered, the output will turn on. shdn pin logic cannot be referenced to a negative supply rail.in ( pins 7, 8 / 7, 8 / 2 / 2): input. this pin supplies power to the device. the lt1965 requires a bypass capacitor at in if located more than six inches from the main input filter capacitor. include a bypass capacitor in battery-powered circuits as a batterys output impedance generally rises with frequency. a bypass capacitor in the range of 1 f to 10f suffices. the lt1965s design withstands reverse voltages on the in pin with respect to ground and the out pin. in the case of a reversed input, which occurs if a battery is plugged in backwards, the lt1965 behaves as if a diode is in series with its input. no reverse current flows into the lt1965 and no reverse voltage appears at the load. the device protects itself and the load. exposed pad ( pin 9 / 9, dfn and msop packages only): ground. tie this pin directly to pins 4 and 5 and the pcb ground. this pin provides enhanced thermal performance with its connection to the pcb ground. see the applica- tions information section for thermal considerations and calculating junction temperature. (dfn/msop/dd-pak/to-220) figure 1. kelvin sense connection in 1965 f01 r p r p out v in sense shdn gnd lt1965 + + load downloaded from: http:///
lt 1965 series 12 1965fb for more information www.linear.com/lt1965 applications information the lt1965 series are 1.1 a low dropout regulators with shutdown. the devices are capable of supplying 1.1 a at a typical dropout voltage of 310 mv. the low operating quiescent current (500 a for the adjustable version , 600 a for the fixed voltage versions) drops to less than 1 a in shutdown. in addition to the low quiescent current, the lt1965 regulators incorporate several protection features that makes them ideal for use in battery-powered systems. the devices protect themselves against both reverse - input and reverse-output voltages. in battery backup applica - tions, if a backup battery holds up the output when the input is pulled to ground, the lt1965 performs like it has a diode in series with its output, preventing reverse-current flow . adjustable operationthe lt1965 adjustable version has an output voltage range of 1.20 v to 19.5 v. figure 2 illustrates that the ratio of two external resistors sets the output voltage. the device servos the output to maintain the adj pin voltage at 1.20 v referenced to ground. r1s current equals 1.20 v/r1. r2s current equals r1s current plus the adj pin bias current. the adj pin bias current , 1.3 a at 25 c, flows through r2 into the adj pin. use the formula in figure 2 to calcu- late output voltage. linear technology recommends that r1s value be less than 12.1 k to minimize output voltage errors due to the adj pin bias current. in shutdown, the output turns off and the divider current is zero. for curves depicting adj pin voltage vs temperature and adj pin bias current vs temperature, see the typical performance characteristics section. the adjustable device is tested and specified with the adj pin tied to the out pin for an output voltage of 1.20 v. specifications for output voltages greater than 1.20 v are proportional to the ratio of the desired output voltage to 1.20v: v out /1.20v. for example, load regulation for an output current change of 1 ma to 1.1 a is typically C4.25 mv at v out = 1.20v. at v out = 5v, load regulation is: 5v 1.20v ? C 4.25mv = C 17.71mv output capacitance the lt1965s design is stable with a wide range of out - put capacitors. the esr of the output capacitor affects stability, most notably with small capacitors. a minimum output capacitor of 10 f with an esr of 0.3 w or less is recommended to prevent oscillations. the lt1965 is a low quiescent current device and output load transient response is a function of output capacitance. larger values of output capacitance decrease the peak deviations and provide improved transient response for larger current changes. ceramic capacitors require extra consideration. manufac - turers make ceramic capacitors with a variety of dielectrics , each with different behavior across temperature and applied voltage. the most common dielectrics used are specified with eia temperature characteristic codes of z5u, y5v, x5r and x7r. the z5u and y5v dielectrics provide high c-v products in a small package at low cost, but exhibit strong voltage and temperature coefficients as shown in figures 3 and 4. when used with a 5 v regulator, a 16 v 10f y5v capacitor can exhibit an effective value as low as 1 f to 2 f for the dc bias applied and over the operat- ing temperature range. the x5r and x7r dielectrics yield much more stable characteristics and are more suitable for use as the output capacitor. the x7r type works over a wider temperature range and has better temperature stability whereas x5r is less expensive and is available in higher values. care still must be exercised when using x5r and x7r capacitors; the x5r and x7r codes only specify operating temperature range and maximum capacitance change over temperature. capacitance change due to dc bias with x5r and x7r capacitors is better than y5v and z5u capacitors, but can still be significant enough to drop capacitor values below appropriate levels. capacitor dc bias characteristics tend to improve as component case size increases, but expected capacitance at operating voltages should be verified. figure 2. adjustable operation in 1965 f02 r2 out v in v out adj gnd lt1965 r1 + v out = 1.20v 1 + r2 r1 ?? ? ?? ? + i adj ? r2 v adj = 1.20v i adj = 1.3a at 25oc output range = 1.20v to 19.5v downloaded from: http:///
lt 1965 series 13 1965fb for more information www.linear.com/lt1965 applications information voltage and temperature coefficients are not the only sources of problems. some ceramic capacitors have a piezoelectric response. a piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or micro - phone works. for a ceramic capacitor, the stress can be induced by vibrations in the system or thermal transients. the resulting voltages produced can cause appreciable amounts of noise. a ceramic capacitor produced the trace in figure 5 in response to light tapping from a pencil. similar vibration induced behavior can masquerade as increased output voltage noise. overload recovery like many ic power regulators, the lt1965 has safe oper - ating area protection. the safe area protection decreases current limit as input - to - output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. the protective design provides some output current at all values of input-to- output voltage up to the device breakdown. when power is first applied, as input voltage rises, the output follows the input, allowing the regulator to start up into very heavy loads. during start-up, as the input voltage figure 3. ceramic capacitor dc bias characteristics figure 4. ceramic capacitor temperature characteristics figure 5. noise resulting from tapping on a ceramic capacitor dc bias voltage (v) change in value (%) 1965 f03 20 0 C20C40 C60 C80 C100 0 4 8 10 2 6 12 14 x5r y5v 16 both capacitors are 16v,1210 case size, 10f temperature (c) C50 4020 0 C20C40 C60 C80 C100 25 75 1965 f04 C25 0 50 100 125 y5v change in value (%) x5r both capacitors are 16v,1210 case size, 10f 1ms/div 1mv/div 1965 f05 v out = 1.3v c out = 10f i load = 0 downloaded from: http:///
lt 1965 series 14 1965fb for more information www.linear.com/lt1965 is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. with a high input voltage, a problem can occur wherein removal of an output short will not allow the output to recover. other regulators, such as the lt1083/lt1084/ lt1085 family, also exhibit this phenomenon, so it is not unique to the lt1965. the problem occurs with a heavy output load when the input voltage is high and the output voltage is low. com - mon situations occur immediately after the removal of a short-circuit or if the shutdown pin is pulled high after the input voltage has already been turned on. the load line for such a load may intersect the output current curve at two points. if this happens, there are two stable output operat - ing points for the regulator. with this double intersection, the input power supply may need to be cycled down to zero and brought up again to make the output recover. output voltage noise the lt1965 regulators are designed to provide low output voltage noise over the 10 hz to 100 khz bandwidth while operating at full load. output voltage noise is approximately 80nv/ hz over this frequency bandwidth for the lt1965 adjustable version. for higher output voltages ( generated by using a resistor divider), the output voltage noise gains up accordingly. higher values of output voltage noise may be measured if care is not exercised with regard to circuit layout and testing. crosstalk from nearby traces can induce unwanted noise onto the lt1965s output. power supply ripple rejec - tion must also be considered; the lt1965 regulators do not have unlimited power supply rejection and will pass a small portion of the input noise through to the output. applications information thermal considerations the lt1965s maximum rated junction temperature of 125c ( lt1965e, lt1965i) or 150 c ( lt1965h) limits its power handling capability. tw o components comprise the power dissipated by the device: 1. output current multiplied by the input/output voltage differential: i out ? ( v in C v out ), and 2. gnd pin current multiplied by the input voltage : i gnd ? v in gnd pin current is determined using the gnd pin current curves in the typical performance characteristics section. power dissipation equals the sum of the two components listed. the lt1965 regulators have internal thermal limiting that protect the device during overload conditions. for con - tinuous normal conditions, do not exceed the maximum junction temperature rating of 125 c ( e-grade, i-grade) or 150c ( h-grade). carefully consider all sources of thermal resistance from junction to ambient including other heat sources mounted in proximity to the lt1965. the underside of the lt1965 dfn package has exposed metal (4 mm 2 ) from the lead frame to the die attachment. the underside of the lt1965 msop package also has exposed metal (3.7 mm 2 ). both packages allow heat to directly transfer from the die junction to the printed circuit board metal to control maximum operating junction tem - perature. the dual-in-line pin arrangement allows metal to extend beyond the ends of the package on the topside (component side) of a pcb. connect this metal to gnd on the pcb. the multiple in and out pins of the lt1965 also assist in spreading heat to the pcb. for surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the pc board and its copper traces. copper board stiffeners and plated through-holes can also be used to spread the heat gener - ated by power devices. downloaded from: http:///
lt 1965 series 15 1965fb for more information www.linear.com/lt1965 applications information the following tables list thermal resistance for several different board sizes and copper areas. all measurements were taken in still air on a 2- layer 1/16" fr-4 board with one ounce copper. table 1. measured thermal resistance for dfn package copper area thermal resistance topside* backside board area (junction-to-ambient) 2500mm 2 2500mm 2 2500mm 2 60c/w 1000mm 2 2500mm 2 2500mm 2 62c/w 225mm 2 2500mm 2 2500mm 2 65c/w 100mm 2 2500mm 2 2500mm 2 68c/w 50mm 2 2500mm 2 2500mm 2 70c/w *device is mounted on topside table 2. measured thermal resistance for msop package copper area thermal resistance topside* backside board area (junction-to-ambient) 2500mm 2 2500mm 2 2500mm 2 55c/w 1000mm 2 2500mm 2 2500mm 2 57c/w 225mm 2 2500mm 2 2500mm 2 60c/w 100mm 2 2500mm 2 2500mm 2 65c/w 50mm 2 2500mm 2 2500mm 2 68c/w *device is mounted on topside table 3. measured thermal resistance for dd-pak package copper area thermal resistance topside* backside board area (junction-to-ambient) 2500mm 2 2500mm 2 2500mm 2 25c/w 1000mm 2 2500mm 2 2500mm 2 30c/w 125mm 2 2500mm 2 2500mm 2 35c/w *device is mounted on topside measured thermal resistance for to-220 packagethermal resistance (junction-to-case) = 3c/w calculating junction temperature example: given an output voltage of 2.5 v, an input volt - age range of 3.3 v 5%, an output current range of 0 ma to 500 ma and a maximum ambient temperature of 85 c, what will the maximum junction temperature be?the power dissipated by the device equals: i out(max) ? ( v in(max) C v out ) + i gnd ? v in(max) where: i out(max) = 500ma v in(max) = 3.465v i gnd at (i out = 500ma, v in = 3.465v) = 8.2ma so, p = 500 ma(3.465 v C 2.5 v ) + 8.2 ma(3.465 v ) = 0.511 w using a dfn package, the thermal resistance will be in the range of 60 c/w to 70 c/w depending on the cop - per area. so the junction temperature rise above ambient approximately equals: 0.511 w ? 65 c/w = 33.22c the maximum junction temperature equals the maximum ambient temperature plus the maximum junction tempera - ture rise above ambient or: t jmax = 85c + 33.22c = 118.22c protection features the lt 1965 regulators incorporate several protection features that makes them ideal for use in battery-powered circuits. in addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the devices also protect against reverse-input voltages, reverse-output voltages and reverse output-to-input voltages. current-limit protection and thermal overload protection protect the device against current overload conditions at its output. for normal operation, do not exceed the maximum rated junction temperature of 125 c ( lt1965e, lt1965i) or 150c (lt1965h). downloaded from: http:///
lt 1965 series 16 1965fb for more information www.linear.com/lt1965 the input of the device withstands reverse voltages of 22 v. the lt1965 limits current flow to less than 1 ma ( typically less than 300 a) and no negative voltage appears at the output. the device protects both itself and the load against batteries that are plugged in backwards. the lt1965 incurs no damage if its output is pulled be - low ground. if the input is left open-circuit or grounded, the output can be pulled below ground by 22 v. for fixed voltage versions, the output will act like a large resistor, typically 5 k or higher, limiting current flow to typically less than 300 a. for the adjustable version, the output acts like an open circuit and no current flows from the output. however, current flows out of ( but is limited by) the resistor divider that sets the output voltage. if the input is powered by a voltage source, the lt1965 protects itself by shutting off the output. the lt1965 adjustable version incurs no damage if the adj pin is pulled above or below ground by 9 v. if the input is left open-circuit or grounded, the adj pin performs like a diode in series with typically 1.5 k of resistance when pulled below ground and like a large resistor ( typically 5 k up to 3 v on the adj pin and then 1.5 k up to 9 v) in series with a diode when pulled above ground. in situations where the adj pin connects to a resistor divider that would pull the adj pin above its 9 v clamp voltage if the output is pulled high, the adj pin input current must be limited to less than 5 ma. for example, a resistor divider is used to provide a regulated 1.5 v output from the 1.20 v reference when the output is forced to 20 v. the top resistor of the resistor divider must be chosen to limit the current into the adj pin to less than 5 ma when the adj pin is at 9 v. the 11 v difference between the out and adj pins divided by the 5 ma maximum current into the adj pin yields a minimum top resistor value of 2.2k. in circuits where a backup battery is required, several different input/output conditions can occur. the output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage, or is left open-circuit. current flow back into the output follows the curve shown in figure 6. if the lt1965s in pin is forced below the out pin or the out pin is pulled above the in pin, input current typically drops to less than 2 a. this occurs if the lt1965 input is connected to a discharged ( low voltage) battery and either a backup battery or a second regulator holds up the output. the state of the shdn pin has no effect on the reverse-output current if the output is pulled above the input. figure 6. reverse-output current applications information output voltage (v) 0 0 reverse output current (ma) 1 2 3 4 5 6 2 1 4 3 6 5 8 7 9 1965 f06 lt1965 lt1965-1.5 lt1965-3.3 t j = 25c v in = 0v v out = v adj (lt1965) v out = v sense (lt195-1.5/-1.8/-2.5/-3.3)current flows into output pin lt1965-2.5 lt1965-1.8 downloaded from: http:///
lt 1965 series 17 1965fb for more information www.linear.com/lt1965 typical applications paralleling of regulators for higher output current package description please refer to http:// www .linear.com/designtools/packaging/ for the most recent package drawings. r1 0.01 r2 0.01 r510k r42.2k r74.02k 1% c222f 1965 ta03 v in > 3.7v 3.3v2.2a 8 1 3 2 4 c30.01f in out sense gnd lt1965-3.3 shdn in shdn out adj gnd lt1965 shdn + c1100f + ? + 1/2 lt1366 r66.65k 1% r3 2.2k 3.00 0.10 (4 sides) note:1. drawing to be made a jedec package outline m0-229 variation of (weed-1) 2. drawing not to scale 3. all dimensions are in millimeters 4. dimensions of exposed pad on bottom of package do not include mold flash. mold flash, if present, shall not exceed 0.15mm on any side 5. exposed pad shall be solder plated 6. shaded area is only a reference for pin 1 location on top and bottom of package 0.40 0.10 bottom viewexposed pad 1.65 0.10 (2 sides) 0.75 0.05 r = 0.125 typ 2.38 0.10 1 4 8 5 pin 1 top mark (note 6) 0.200 ref 0.00 C 0.05 (dd8) dfn 0509 rev c 0.25 0.05 2.38 0.05 recommended solder pad pitch and dimensions apply solder mask to areas that are not soldered 1.65 0.05 (2 sides) 2.10 0.05 0.50bsc 0.70 0.05 3.5 0.05 packageoutline 0.25 0.05 0.50 bsc dd package 8-lead plastic dfn (3mm 3mm) (reference ltc dwg # 05-08-1698 rev c) downloaded from: http:///
lt 1965 series 18 1965fb for more information www.linear.com/lt1965 package description please refer to http:// www .linear.com/designtools/packaging/ for the most recent package drawings. msop (ms8e) 0213 rev k 0.53 0.152 (.021 .006) seating plane note:1. dimensions in millimeter/(inch) 2. drawing not to scale 3. dimension does not include mold flash, protrusions or gate burrs. mold flash, protrusions or gate burrs shall not exceed 0.152mm (.006") per side 4. dimension does not include interlead flash or protrusions. interlead flash or protrusions shall not exceed 0.152mm (.006") per side 5. lead coplanarity (bottom of leads after forming) shall be 0.102mm (.004") max 6. exposed pad dimension does include mold flash. mold flash on e-pad shall not exceed 0.254mm (.010") per side. 0.18 (.007) 0.254 (.010) 1.10 (.043) max 0.22 C 0.38 (.009 C .015) typ 0.86 (.034) ref 0.65 (.0256) bsc 0 C 6 typ detail a detail a gauge plane 1 2 3 4 4.90 0.152 (.193 .006) 8 8 1 bottom view of exposed pad option 7 6 5 3.00 0.102 (.118 .004) (note 3) 3.00 0.102 (.118 .004) (note 4) 0.52 (.0205) ref 1.68 (.066) 1.88 (.074) 5.10 (.201) min 3.20 C 3.45 (.126 C .136) 1.68 0.102 (.066 .004) 1.88 0.102 (.074 .004) 0.889 0.127 (.035 .005) recommended solder pad layout 0.65 (.0256) bsc 0.42 0.038 (.0165 .0015) typ 0.1016 0.0508 (.004 .002) detail b detail b corner tail is part of the leadframe feature. for reference only no measurement purpose 0.05 ref 0.29ref ms8e package 8-lead plastic msop, exposed die pad (reference ltc dwg # 05-08-1662 rev k) downloaded from: http:///
lt 1965 series 19 1965fb for more information www.linear.com/lt1965 package description please refer to http:// www .linear.com/designtools/packaging/ for the most recent package drawings. q(dd5) 0811 rev f .028 C .038 (0.711 C 0.965) typ .143 +.012C.020 ( ) 3.632 +0.305C0.508 .067 (1.702) bsc .013 C .023 (0.330 C 0.584) .095 C .115 (2.413 C 2.921) .004 +.008C.004 ( ) 0.102 +0.203C0.102 .050 .012 (1.270 0.305) .059 (1.499) typ .045 C .055 (1.143 C 1.397) .165 C .180 (4.191 C 4.572) .330 C .370 (8.382 C 9.398) .060 (1.524) typ .390 C .415 (9.906 C 10.541) 15 typ .420 .350 .585 .090 .042 .067 recommended solder pad layout .325 .205 .080 .585 .090 recommended solder pad layout for thicker solder paste applications .042 .067 .420 .276 .320 note:1. dimensions in inch/(millimeter) 2. drawing not to scale .300 (7.620) .075 (1.905) .183 (4.648) .060 (1.524) .060 (1.524) .256 (6.502) bottom view of dd pak hatched area is solder plated copper heat sink q package 5-lead plastic dd pak (reference ltc dwg # 05-08-1461 rev f) detail a detail a 0 C 7 typ 0 C 7 typ downloaded from: http:///
lt 1965 series 20 1965fb for more information www.linear.com/lt1965 package description please refer to http:// www .linear.com/designtools/packaging/ for the most recent package drawings. t5 (to-220) 0801 .028 C .038 (0.711 C 0.965) .067 (1.70) .135 C .165 (3.429 C 4.191) .700 C .728 (17.78 C 18.491) .045 C .055 (1.143 C 1.397) .095 C .115 (2.413 C 2.921) .013 C .023 (0.330 C 0.584) .620 (15.75) typ .155 C .195* (3.937 C 4.953) .152 C .202 (3.861 C 5.131) .260 C .320 (6.60 C 8.13) .165 C .180 (4.191 C 4.572) .147 C .155 (3.734 C 3.937) dia .390 C .415 (9.906 C 10.541) .330 C .370 (8.382 C 9.398) .460 C .500 (11.684 C 12.700) .570 C .620 (14.478 C 15.748) .230 C .270 (5.842 C 6.858) bsc seating plane * measured at the seating plane t-package 5-lead plastic to-220 (standard) (reference ltc dwg # 05-08-1421) downloaded from: http:///
lt 1965 series 21 1965fb for more information www.linear.com/lt1965 information furnished by linear technology corporation is believed to be accurate and reliable. however, no responsibility is assumed for its use. linear technology corporation makes no representa- tion that the interconnection of its circuits as described herein will not infringe on existing patent rights. revision history rev date description page number b 08/13 added h-grade, specs and curves 2-10 lowered max esr to 0.3 12 removed references to starting up from negative output 11, 12, 16 (revision history begins at rev b) downloaded from: http:///
lt 1965 series 22 1965fb for more information www.linear.com/lt1965 ? linear technology corporation 2007 lt 0813 rev b ? printed in usa linear technology corporation 1630 mccarthy blvd., milpitas, ca 95035-7417 (408) 432-1900 fax : (408) 434-0507 www.linear.com/lt1965 typical application part number description comments lt1129 700ma, micropower, ldo v in : 4.2v to 30v, v out(min) = 3.8v, v do = 0.40v, i q = 50a, i sd = 16a; dd, sot-223, s8, to220-5 and tssop20 packages lt1761 100ma, low noise micropower, ldo v in : 1.8v to 20v, v out(min) = 1.22v, v do = 0.30v, i q = 20a, i sd = < 1a, low noise < 20v rms , stable with 1f ceramic capacitors, thinsot? package lt1762 150ma, low noise micropower, ldo v in : 1.8v to 20v, v out(min) = 1.22v, v do = 0.30v, i q = 25a, i sd = < 1a, low noise < 20v rms , ms8 package lt1763 500ma, low noise micropower, ldo v in : 1.8v to 20v, v out(min) = 1.22v, v do = 0.30v, i q = 30a, i sd = < 1a, low noise < 20v rms , s8 package lt1764 / lt1764a 3a, low noise, fast transient response, ldo v in : 2.7v to 20v, v out(min) = 1.21v, v do = 0.34v, i q = 1ma, i sd = < 1a, low noise < 40v rms , a version stable with ceramic capacitors, dd and to220-5 packages ltc1844 150ma, very low drop-out ldo v in : 1.6v to 6.5v, v out(min) = 1.25v, v do = 0.08v, i q = 35a, i sd = < 1a, low noise < 60v rms , thinsot? package lt1962 300ma, low noise micropower, ldo v in : 1.8v to 20v, v out(min) = 1.22v, v do = 0.27v, i q = 30a, i sd = < 1a, low noise < 20v rms , ms8 package lt1963 / lt1963a 1.5a, low noise, fast transient response, ldo v in : 2.1v to 20v, v out(min) = 1.21v, v do = 0.34v, i q = 1ma, i sd = < 1a, low noise < 40v rms , a version stable with ceramic capacitors; dd, to220-5, sot-223 and s8 packages lt3020 100ma, low voltage v do , v in(min) = 0.9v, ldo v in : 0.9v to 10v, v out(min) = 0.20v, v do = 0.15v, i q = 120a, i sd = 3a, dfn and ms8 packages lt3021 500ma, low voltage v do , v in(min) = 0.9v, ldo v in : 0.9v to 10v, v out(min) = 0.20v, v do = 0.16v, i q = 120a, i sd = 3a, dfn and s8 packages lt3023 dual, 2x 100ma, low noise micropower, ldo v in : 1.8v to 20v, v out(min) = 1.22v, v do = 0.30v, i q = 40a, i sd = < 1a, dfn and ms10 packages lt3024 dual, 100ma/500ma, low noise micropower, ldo v in : 1.8v to 20v, v out(min) = 1.22v, v do = 0.30v, i q = 60a, i sd = < 1a, dfn and tssop packages lt3027 dual, 2x 100ma, low noise micropower, ldo with independent inputs v in : 1.8v to 20v, v out(min) = 1.22v, v do = 0.30v, i q = 25a, i sd = < 1a, low noise < 20v rms , dfn and ms10 packages lt3028 dual, 100ma/500ma, low noise micropower, ldo with independent inputs v in : 1.8v to 20v, v out(min) = 1.22v, v do = 0.30v, i q = 30a, i sd = < 1a, low noise < 20v rms , dfn and tssop packages lt3080 / lt3080-1 1.1a parallelable, low noise, low dropout linear regulator 300mv dropout voltage (2-supply operation), low noise: 40v rms , v in : 1.2v to 36v, v out : 0v to 35.7v, current-based reference with 1-resistor v out set; directly parallelable (no op amp required), stable with ceramic caps, to-220, sot-223, msop and 3mm 3mm dfn packages; lt3080-1 version has integrated internal ballast resistor adjustable current source related parts + lt1004-1.2 v in > 2.7v c110f + c410f r32k r1 1k r2 80.6k r42.2k r5, 0.01 r62.2k lt1965 inshdn out adj gnd ? + 1/2 lt1366 r8100k load r7470 2 1 8 3 4 c3 1f c2 3.3f 1965 ta04 note: adjust r1 for 0a to 1.1a constant-current downloaded from: http:///

▲Up To Search▲

Price & Availability of LT1965EDD-15PBF

	To Download LT1965EDD-15PBF Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .